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Introduction
Capacitances of semiconductor devices are relatively easily measured, and are usually associated with relevant physical parameters. From determining the capacitances, a number of characterization techniques have been developed to assess the geometry of devices, component materials and interfaces. Various methods called as capacitive measurements are available and frequently in the form of capacitance-voltage (C-V) characteristics, such as: phase-sensitive detection, time-encoded ballistic, resonance, and AC bridge methods [1] [2] [3] [4] [5] [6] .
C-V curves are generally obtained by using an AC measurement technique in which semiconductor devices are usually biased at increasing voltages in a stepped sequence and superimposing a small ac voltage with the frequency in the range of 1 kHz to 10 MHz [6] . The AC measurement technique is also termed as high-frequency (HF) C-V measurement. On the other hand, there is a DC measurement technique, which is required by some capacitive This technique is called quasi-static C-V or low frequency (LF) C-V measurements because they are performed at a very low frequency, that is, almost DC. These measurements usually involve stepping a DC voltage and measuring the resulting current or charge [6] .
Compared to the HF C-V measurements, the intrinsic advantages of the quasi-static C-V ones lie in the convenience of the data acquisition and the simplicity of circuits [7] . Although the circuits are simple, there are only few papers describing the development of quasi-static C-V meters [8] [9] [10] . Unfortunately, microcontrollers were not employed to control the quasi-static C-V meters.
In this paper, we report the development of a quasi-static C-V meter based on the Silicon Laboratories C8051F006 SoC (system on-a-chip). After calibrating the developed C-V meter, the C-V meter is employed to characterize semiconductor devices such as capacitors and diodes. The capacitance-voltage (C-V) curves obtained by the C-V meter are analyzed and discussed. Figure 1 demonstrates the block diagram of a quasi-static C-V meter, which is composed of a capacitance meter, a programmable voltage source that generates a DC bias voltage and a voltage step, a C8051F006 SoC acts as a slave controller, and a personal computer (PC) functions as a master controller. The communication between the master and slave controllers is provided by RS 232 serial communication. The output of voltage source is fed to the device under test (DUT) and its capacitance is measured by the capacitance meter. As explicitly shown by its name, the C8051F006 SoC provides enormous features [11] . The important subsystems utilized by the quasi-static C-V meter are two 12-bit digital to analog converters (DACs), i.e., DAC0 and DAC1, a 12-bit analog to digital converter (ADC), and an 8051 family microcontroller. As a slave controller, the C8051F006 SoC controls directly and communicates to the capacitance meter and the voltage source. Through the slave controller, pairs of applied voltages and measured capacitances are saved in the PC for further processing.
Design and Method
The capacitance meter uses a feedback charge method and utilizes a quasi-static measurement method to measure a capacitance. The advantages of employing the feedback charge method are higher signal to noise ratio at frequencies of interest, the independence of signal size from measurement time, and the ease of distinction of signal charge from error currents at the time of measurement [12] . Since the DC bias voltage supplied to the DUT can be negative, which is in contrast to the input voltage of an ADC of the C8051F006 SoC, an absolute amplifier is required. The quasi static measurement method applies a small voltage step across the DUT and a displacement charge is therefore stimulated and measured.
The voltage source supplies a DC voltage fulfilling the requirements of the quasi static measurement method. A DC bias voltage can be positive or negative, V bias or -V bias , respectively. The DC bias voltages are generated by the outputs of DACs of the C8051F006 SoC. The positive bias is directly delivered by DAC0. As the output of the DAC is positive, the negative bias is achieved by employing DAC1 and an inverter amplifier. A small voltage step ranging from 100 mV to 3.2 V is produced by resistor ladders along with a precision voltage supply, a 4051 multiplexer, and a buffer amplifier. The selection of voltage step is performed by the C8051 microcontroller of the C8051F006 SoC. Making use of a summing amplifier, the output of the voltage source is a small voltage step (V step ) superimposing a DC bias voltage that can be positive or negative, V bias or -V bias , respectively.
A circuit diagram of the feedback charge method is given in Figure 2 . It is an integrator circuit with a feedback capacitor C f , a switch S, and a capacitance to be measured C x . Before performing measurement, the feedback capacitor C f is discharged by closing the switch S. When the measurement is ready, S is opened to charge C f . As a result, there is a charge ∆Q, which is supplied by the bias voltage, transferred to C x of the integrator. This charge results in a change of the integrator output, which is given by
Applying the quasi static measurement method, the voltage source is changed by a small amount dV (a voltage step). This voltage step produces a displacement charge dQ to be transferred to the DUT (C x ). The displacement charge in C x is proportional to the voltage change and is given as dQ= C x dV. The charge in the feedback capacitor C f is determined by measuring the integrator output before and after the application of the voltage step and is written as
The unknown capacitance C x of the DUT is therefore given as
The way of measuring the capacitance C x of the DUT is described as follows. The voltage waveform fed to the DUT by the voltage source at a bias voltage is shown in Figure  3 (a). A DC bias voltage (V bias1 ) is applied during the time of t step . A voltage step (V step ) is then given during the next t step . Because of the action of integrator, the charge waveform is given in Figure 3 (b). Charge measurements are made at three specific times, which are represented by Q 1 , Q 2 , and Q 3 . Q 1 is the baseline charge, which is measured prior to the voltage step by t 1 . Q 3 is measured after specified delay time t delay , where t step = t delay + t 1 , and is an indication of the final charge transferred to C x . Q 2 is measured before Q 3 by t 0 . Q 2 is used to determine the slope of charge waveform. This slope indicates the amount of current Q/t flowing in C x during the final portion of t 0 . Q/t represents the leakage in C x and corrected capacitance is calculated as follows:
A flowchart of measuring capacitance is described in Figure 4 . The PC feeds a bias voltage, a voltage step, and a time delay to the microcontroller of the C8051F006 SoC. Before ISSN: 1693-6930 doing measurement, C f is discharged. As the measurement is ready, V bias is applied to C x for a given delay time. The output voltage of capacitance meter is read by the ADC and sent to the PC via the RS-232 serial communication. 
Examination Results and Discussion
In order to ensure the accuracy of measurements, the developed C-V meter was calibrated as illustrated in Figure 5 . The calibration of the ADC of C8051F006 SoC was first done as given in Figure 5(a) . A precision voltage source supplied a voltage, which was also read by the Fluke 45 voltmeter, to the ADC. Connecting the C8051F006 SoC to the PC by the RS 232 serial communication, the output of ADC was saved into the PC. The voltages measured by the voltmeter were compared to those saved in the PC to obtain a calibration function for the ADC. Figure 5(b) shows the calibration of DACs with the voltage source. The PC sent digital data, which represent certain voltages, to the DAC and the Fluke 45 voltmeter measured the output of the voltage source. The voltages provided by the PC were compared to those measured by the voltmeter to get a calibration function for the DAC and the voltage source. Figure 6 shows a transfer function, which is the relationship between an input and an output, of the ADC. Here, the 12-bit digital output of the ADC is given as decimal numbers. Symbols are measured values and the straight line is a fitting function to the data. It is shown that the straight line is represented by y(x)= (5.98×10 Figure 7 . The 12-bit digital input of the DAC is presented as decimal numbers. Symbols are measured values and the straight lines are fitting functions to the data. The straight lines act as calibration functions of the DACs with the voltage source that will be employed by the program in the PC. In addition, it is found that the calibration functions are y(x)= -668.8x-3.7 and y(x)= 666.7x+7.8 for negative and positive outputs, respectively, where y is the digital input voltage and x is the output voltage.
The developed quasi-static C-V meter was examined to obtain C-V characteristics of semiconductor devices. The devices were 33-and 1000-pF capacitors as well as three different diodes. Applying the voltage step of 20 mV and the delay time of 500 ms to 33-and 1000-pF ISSN: 1693-6930 capacitors, the C-V curves are found as given in Figures8(a) and 8(b). Since these are common capacitors, their capacitances are independent of bias voltages. The measured results confirmed the characteristics. The obtained variations are related to the precision of the repeated measurements. However, the measured values are within the range of specified capacitances.
(a) (b) Figure 8 .C-V characteristics of capacitors of (a) (33± 5%) pF and (b) (1000± 15%) pF
The C-V characteristic of 1N4002 general rectifier diode with reverse bias voltages is demonstrated in Figure 9 (a). The curve was obtained by employing the voltage step of 10 mV and the time delay of 1000 ms. The datasheet gives the diode capacitance of 15 pF at a frequency of 1 MHz and a reverse voltage of 4 V [13] . On the other hand, the diode capacitance measured at very low frequency is about 600 pF. It seems that the diode capacitance depends on operating frequency and the increase in operating frequency would decrease the diode capacitance. Plotting 1/C 2 versus voltage, it is shown in Figure 9 (b) that the plot can be represented by a straight line. This result implies that the diode has an abrupt junction [14] . 
Conclusion
We have built a simple and low cost quasi-static C-V meter based on a C8051F006 SoC to characterize semiconductor devices. The C-V meter is composed of a capacitance meter, a programmable dc voltage source, a C8051F006 SoC-based slave controller and a personal computer as a master controller. The C-V meter has been calibrated to obtain calibration functions, which are used by the program in the master controller. It has been shown that capacitances of 33-and 1000-pF capacitors are constants independent of bias voltages and 
